

**ECEN 468 Advanced Logic Design**  
**Department of Electrical and Computer Engineering**  
**Texas A&M University**

(Lab exercise created by Jaeyeon Won and Jiang Hu)

## Lab 8

### Design of UART Transmitter


#### Purpose:

In this lab, we will design a transmitter of Universal Asynchronous Receiver/Transmitter (UART) with Verilog, and will use Design Analyzer as a tool for synthesis. This module will be attached to our entire system later, so can transmit data to other devices or processors.

#### Preparation:

##### 1. Brief introduction to UART.

The UART is a type of “asynchronous receiver/transmitter”, a piece of computer hardware that translates data between parallel and serial forms. UARTs are commonly used in conjunction with communication standards such as EIA RS-232, RS-422 or RS-485. The universal designation indicates that the data format and transmission speeds are configurable. Figure 1 shows general description of communication between processors through a serial channel. Those processors communicate internally with parallel data to speed up and use a serial channel to communication with other processors to reduce the number of wires, so decrease the cost of hardware.




**Figure 1** Processor/modem communication over a serial channel

For this lab, a UART transmits 8-bits data and augmented by a parity bit that can be used for error detection. For transmission, the modem wraps this 9-bit sub-word with a start-bit in the least significant bit (LSB), and a stop-bit in the most significant bit (MSB), resulting in the 10-bit word format shown in Figure 2. The first 9 data bits of the word are transmitted in sequence, beginning with the start-bit, with each bit being asserted at the serial line for one cycle (bit-time) of the modem clock. The stop-bit may assert for more than one clock.

Start bit	Data bit 0	Data bit 1	Data bit 2	Data bit 3	Data bit 4	Data bit 5	Data bit 6	Data bit 7	Stop bit
-----------	------------	------------	------------	------------	------------	------------	------------	------------	----------

**Figure 2** Data format for ASCII text transmitted by a UART




**Figure 3** Block diagram of a UART

The simplified architecture of a UART presented in Figure 3. It shows the signals used by a host processor to control the UART and to move data to and from a data bus in the host machine.


Input: Load\_XMT\_datareg, Byte\_ready, T\_byte, rst\_b (1 bit), Data\_Bus (8 bits)  
 Output: Serial\_out (1 bit)

Local Storage: XMT\_datareg (8 bits), XMT\_shftreg (9 bits), bit\_count (4 bits)



**Figure 4** High-Level State Machine (HLSM) of the transmitter

The input-output signals of the transmitter are shown in the high-level block diagram in Figure 5. The input signals are provided by the host processor, and the output signal is the serial data stream. The architecture of the transmitter consists of a control unit, a data register (XMT\_datareg), a data shift register (XMT\_shfreg), and a status register (bit\_count), which counts the bits that are transmitted. The status register will be included with the datapath unit.



**Figure 5** Interface signals for the logic of a state machine controller for a UART transmitter


The controller has the inputs (primary/external and status (from the datapath)) listed below. We note that the signal *Load\_XMT\_datareg* could be passed directly to the datapath unit; instead, we pass *Load\_XMT\_datareg* to the control unit and assert *Load\_XMT\_DR* conditionally when the state is *idle* and the external signal *Load\_XMT\_datareg* is asserted. The status signal, *BC\_lt\_BCmax*, is asserted while bits are being sent, i.e., if  $Bit\_count < word\_size + 1$ .

- a. *Load\_XMT\_datareg*: assertion in state *idle* asserts *Load\_XMT\_DR*, which loads the content of the *Data\_Bus* into *XMT\_data\_reg*
- b. *Byte\_ready*: assertion causes *Load\_XMT\_shfreg* to assert, which loads the contents of *XMT\_datareg* into *XMT\_shfreg*
- c. *T\_byte* : assertion initiates transmission of a byte of data, including the stop, start, and parity bits
- d. *BC\_lt\_BCmax*: indicates status of the bit counter in the datapath unit


The state machine of the controller forms the following output signals that control the datapath of the transmitter:


- a. *Load\_XMT\_DR*: assertion loads *Data\_Bus* into *XMT\_datareg*
- b. *Load\_XMT\_shfreg*: assertion loads the contents of *XMT\_data\_reg* into *XMT\_shfreg*

- c. *start*: signals the start of transmission by dropping  $XMT\_shftreg[0]$  to 0
- d. *shift*: directs  $XMT\_shftreg$  to shift by one bit towards the LSB and to backfill with a stop bit(1).
- e. *clear* : clears  $bit\_count$




**Figure 6** High-Level State Machine (HLSM) of the control unit





**Figure 7** Datapath unit of the transmitter

The HLSM of the control unit and datapath unit of the transmitter is shown in Figure 6 and Figure 7. The machine has three states: *idle*, *waiting*, and *sending*. When the active-low, synchronous reset signal *rst\_b* is asserted, the machine enters *idle*, *bit\_count* is flushed, and *XMT\_shftreg* is loaded with 1s. In *idle*, if an active edge of *Clock* occurs while *Load\_XMT\_data\_reg* is asserted by the external host, the output signal *Load\_XMT\_DR* will load *XMT\_data\_reg* with the contents of *Data\_Bus*. The machine remains in *idle* until *start* is asserted to drop *XMT\_shftreg*[0].



**Figure 8** Timing simulation results for the 8-bit UART transmitter

Figure 8 shows an example of timing of transmission. You can design your testbench referring this timing graph. Also, you can check your result based on this timing graph.

### 3. User Defined Primitives (UDP)

Verilog has built-in primitives like gates, transmission gates, and switches. This is a rather small number of primitives, if we need more complex primitives, then Verilog provides UDP, or simply User Defined Primitives. Using UDP we can model combinational logic and sequential logic. We can include timing information along with these UDP to model complete ASIC library models. **In this lab, we will design comparing block to generate signal  $BC_{lt} BC_{max}$  using UDP. The signal  $BC_{lt} BC_{max}$  should be '1' if bit count is less than 9 which is the maximum number of bits transmitted, otherwise '0'. Please put output port as a first variable.**

Example of UDP

```
// This code shows how UDP body looks like
primitive UDP_NAME (
    a, // Port a
    b, // Port b
    c, // Port c
);
// In/Out declaration
output a;
input b,c;

// UDP function code here
// A = B | C;
table
    // B C : A
    ? 1 : 1;
    1 ? : 1;
    0 0 : 0;
endtable
endprimitive
```

## 4. Functional Simulation

Once the design is completed it must be tested. The functionality of the design module can be tested by applying a testbench and checking the results. The testbench module can instantiate the design module and directly drive the signals in the design module. The testbench can be compiled along with the design module. At the end of compilation the simulation results will be displayed.

Download 'Lab8\_code.tar.gz' file from the lecture website. The file contains UART\_XMTR.v, Control\_Unit.v, Data\_Path.v, UART\_tb.v, generic.sdb, osu018\_stdcells.v and osu018\_stdcells.db. You will design modules in these files after you decompress the file.

a. Make working folder for this lab.

```
HOME]$ mkdir ECEN468/Lab8/SRC          (make work folder)
HOME]$ cd ECEN468/Lab8/SRC            (move to work folder)
Move the file 'Lab8_code.tar.gz' into the working folder
ECEN468/Lab8/SRC]$ tar xvfvz Lab8_code.tar.gz    (decompress the file)
```

Please check the files decompressed. It should contain the files below.

```
UART_XMTR.v, Control_Unit.v, Data_Path.v, UART_tb.v, generic.sdb
osu018_stdcells.v, osu018_stdcells.db
```

b. Insert your code into module files (UART\_XMTR.v, Control\_Unit.v, Data\_Path.v).

d. Start Functional Simulation

```
ECEN468/Lab8/SRC]$ vcs UART_tb.v
```

If it shows compile errors, please check your codes again (go to step b or c). If compilation is complete, go to next step to get the results.

```
ECEN468/Lab8/SRC]$ simv
```

If it is not same to your estimated results, please check your codes again (go to step b or c). Please refer to step e for your debug process. **If the result is correct, copy the output results and save them into new file. You will need to submit the file.** Please show your result to TA within your regular lab hour to get credit for lab evaluation.

e. How to debug

To view graphical waveform of signals through WaveView, use this code in your testbench. Also you can use \$monitor or \$display syntax to print messages in your codes.

```
initial
begin
    $dumpfile ("wave.dump");
    $dumpvars(0, stimulus);
end
```

## 5. Starting design analyzer

To start design analyzer, please follow steps. For your convenience, please start *design\_analyzer* from separate directory with verilog files (\*.v) because it generates a lot of intermediate files while it goes further.

Make directory for design analyzer. Now, you should be in ECEN468/Lab8/SRC.

```
ECEN468/Lab8/SRC]$ mkdir DV_WORK           (make work folder)
ECEN468/Lab8/SRC]$ cd DV_WORK             (move to the work folder)
ECEN468/Lab8/SRC/DV_WORK]$ design_vision & (execute Design Analyzer)
```

## 6. Procedures of synthesis process:

### 6.1. Procedure to link the libraries given with the synthesis process:

- After you begin *Design\_Analyzer*, choose "*Setup-->Defaults*". A window pops up.
- Fill in *osu018\_stdcells.db* in "*Link Library*". (Delete all other library files)
- Fill in *osu018\_stdcells.db* in "*Target Library*". (Delete all other library files)
- Fill in *generic.sdb* in the "*Symbol Library*" (Delete all other library files)
- Click *Ok*.

### 6.2. Load a design

*Analyze*, *Elaborate* are commands provided by Design Compiler. They are available through the *File* menu in *Design Analyzer*.

The *Analyze* command reads a VHDL or Verilog file, checks for proper syntax and synthesizable logic, and stores the design in an intermediate format.

The *Elaborate* command creates a design from the intermediate format produced by *Analyze*. It replaces the HDL operators with synthetic operators and determines the correct bus sizes.

In this lab, *Analyze* and *Elaborate* are used to load the files.

### 6.3. Detailed procedures:


#### a) Analyze File

Select “*File->Analyze*”.

The Analyze File window appears as shown in Figure 9. Change the Format to **Auto**.

Click Add button, and select *UART\_XMTR.v* (Top module).

Work library to **WORK**. Click *Ok*.



**Figure 9** Analyze File window

You will meet a problem about UDP designed while you analyze the file. It is not synthesizable, so you need to use the line below instead of UDP.


```
assign BC_lt_BCmax = (bit_count < word_size + 1);
```

#### b) Elaborate Design

Select “*File->Elaborate*”. The Elaborate Design window appears.

Choose the *work* library in the Library list.


Select the *UART\_XMTR* (Top module) in the Design list. Click *Ok*.



**Figure 10** Elaborate Design window

c) Synthesize the modules

Use *Design-Compile Design*. And Click *OK*.



**Figure 12** Compile Window

d) Save the optimized verilog netlist.

Select *TOP* design (UART\_XMTR)

Select "*File->Save As*".

Enter *UART\_gate.v* in the File Name field to save the file.

Choose the **VERILOG (v)** option in Format list.

Check the *Save All Designs in Hierarchy* option.

**Make sure you save the synthesized netlist of the design in verilog format.**

e) Save the Standard Delay Format (SDF).

Save the design in the form a Standard Delay Format.

Use command "*write\_sdf UART.sdf*" in command window of Design Analyzer.

## 7. Gate Simulation

a) Copy Verilog netlist and sdf file to work folder.

```
ECEN468/Lab8/SRC/DV_WORK]$ cp UART_gate.v ../.           (copy it to work folder)
```

```
ECEN468/Lab8/SRC/DV_WORK]$ cp UART.sdf ../.           (copy it to work folder)
```

```
ECEN468/Lab8/SRC/DV_WORK]$ cd ..                     (move to work folder)
```

b) Follow steps below to make your testbench for gate simulation

Now we will make testbench for gate simulation. For gate simulation, we need UART\_gate.v (netlist), UART.sdf (SDF file), osu018\_stdcells.v and testbench.

**Please make sure those files should be in the current working folder. If not, please let TA know.**

```
ECEN468/Lab8/SRC]$ cp UART_tb.v UART_gate_tb.v (copy new testbench)
```

Please check that the below lines are in UART\_gate\_tb.v

On top of the file,

```
`timescale 1ns/10ps
`include "UART_gate.v"
`include "osu018_stdcells.v"
```

On the bottom of the file, (**This line should be inside module**)

```
Initial
    $sdf_annotate("UART.sdf", UART_XMTR_01);
```

Delete the line `include "UART\_XMTR.v" in your testbench

Change the name of dump file to "wave\_gate.dump" in your testbench

c) Start gate simulation

```
ECEN468/Lab8/SRC]$ vcs UART_gate_tb.v
```

**If there is no syntax error, then do next step.**

```
ECEN468/Lab8/SRC]$ simv
```

Then, you will see the text message and get wave\_gate.dump file. We sometimes want to see the waveform to debug. Please compare the result with the functional simulation result. If it is not same to your estimation, start simulation again from the functional simulation after you modify design modules.

**Also, you may try decreasing 2 or 3 times slower frequency in the test-bench given.**

**Please show your result to TA within your regular lab hour to get credit for lab evaluation.**

**Requirements:**

1. General requirements.
  - a. It should control UART correctly.
    - Protocol : Start bit('0')+Data bits(8bits)+Stop bit('1')
    - Input Ports : Load\_XMT\_datereg, Byte\_ready, T\_byte, rst\_b, Data\_Bus, Clock
    - Output Port : Serial\_out
    - Design an UDP block for the signal  $BC_{lt\_BCmax}$  in the functional simulation
  - b. Detailed comments.
  - c. Please do not change the names of the signals given and the other functions not mentioned in the report. (You will lose some points if you change any names of the input or output signals.)
  - d. You may modify the test-bench given to get the results only if it is reasonable. Please write detailed comments if you have modified.
  - e. Late penalty : 20% of total score will be deducted on each subsequent weekday after due date.
  
2. Submit hardcopy of your report to TA. The report should include contents below
  - a. Text result of the functional simulation (3 points)
  - b. Waveform result(screen captured) of the function simulation with analysis. (5 points)
  - c. Text result of the gate simulation (3 points)
  - d. Waveform result(screen captured) of the gate simulation with analysis. (5 points)
  - e. UART\_XMTR.v, Control\_Unit.v and Datapath\_Unit.v with detailed comments (4 points)
  - f. Only the parts modified in UART\_tb.v and UART\_gate\_tb.v, if you have modified. (2 points)
  - g. UDP block for the signal  $BC_{lt\_BCmax}$  (8 points)
  - h. Calculate the maximum clock speed of the test-bench you used if you have changed clock period of the testbench. Otherwise, calculate the frequency given in the testbench. (5 points)  
(You will get scores based on the maximum clock speed.)

Note : Please send these files to TA's email address. (5 points)

-----  
UART\_XMTR.v Control\_Unit.v, Datapath\_Unit.v, UART\_tb.v, URAT\_gate\_tb.v, wave.dump,  
wave\_gate.dump, UART\_gate.v, UART.sdf, text messages(functional simulation and gate simulation)  
-----